

Colossus 15/17

DIS_OPT Schematic


IVY Bridge (rPGA989)

Intel PCH (Panther Point)


REV:-1
2012-01-05.

DY:No stuff
DIS_OPT:DISCRTE OPTIMUS installed
DY_35W:No stuff on 35W CPU
DY_45W:No stuff on 45W CPU
CR_Balen17:Stuff for 17"
CR_Goya:Stuff for 15"

<Core Design>

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
Cover Page	
Size A4	Document Number Colossus
Date: Wednesday, January 04, 2012	Rev 1 Sheet 1 of 103

COLOSSUS Block Diagram



SYSTEM DC/DC		CPU DC/DC	
TPS51461 48		VT1323 42~44	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
5V_S5	VCCSA=0D85V_S0	DCBATOUT (5V_S5)	VCC_CORE
SYSTEM DC/DC		SYSTEM DC/DC	
SN1003055RUWR 45		RT8223M 5V/3D3V 41	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
5V_S5/3D3V_S5	1D05V_S0	5V_AUX_S5	3D3V_AUX_S5
DCBATOUT	5V_S5	3D3V_S5	
SYSTEM DC/DC		SYSTEM DC/DC	
RT8207MZ 46		GFX DC/DC	
INPUTS	OUTPUTS	VT1323 42~44	
DCBATOUT	1D5V_S3	INPUTS	OUTPUTS
	0D75V_S0	DCBATOUT (5V_S5)	VCC_GFXCORE
	DDR_VREF_S3	VGA	
SYSTEM DC/DC		NCP3218G 92	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
DCBATOUT	VGA_CORE	DCBATOUT	VGA_CORE
SYSTEM DC/DC		SYSTEM DC/DC	
BQ24738 40		RT8068A 47	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
AD+ BT+	DCBATOUT	3D3V_S5	1D8V_S0
SYSTEM DC/DC		SYSTEM DC/DC	
VT385FCX 93		Switches 36	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
3D3V_S0	3D3V_VGA_S0	1D5V_S3	1D5V_S0
1D5V_S0	1D5V_VGA_S0	5V_S5	5V_S0
1D5V_S3	1V05_VGA_S0	3D3V_S5	3D3V_S0
SYSTEM DC/DC		PCB LAYER	
(DISCRETE)		L1:Top L5:VCC	
L2:GND L6:Signa		L3:Signal L7:GND	
L4:Signal L8::Bottom			

PCH Strapping Chief River Schematic Checklist Rev0.72

Name	Schematics Notes
SPKR	Reboot option at power-up Default Mode: Internal weak Pull-down. No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-kΩ - 10-kΩ weak pull-up resistor.
INIT3_3V#	Weak internal pull-up. Leave as "No Connect".
GNT3#/GPIO55 GNT2#/GPIO53 GNT1#/GPIO51	GNT[3:0]# functionality is not available on Mobile. Mobile: Used as GPIO only Pull-up resistors are not required on these signals. If pull-ups are used, they should be tied to the Vcc3_3power rail.
SPI_MOSI	Enable Danbury: Connect to Vcc3_3 with 8.2-k? weak pull-up resistor. Disable Danbury: Left floating, no pull-down required.
NV_ALE	Enable Danbury: Connect to +NVRAM_VCCQ with 8.2-kohm weak pull-up resistor [CRB has it pulled up with 1-kohm no-stuff resistor] Disable Danbury: Leave floating (internal pull-down)
NC_CLE	DMI termination voltage. Weak internal pull-up. Do not pull low.
HAD_DOCK_EN# /GPIO[33]	Low (0) - Flash Descriptor Security will be overridden. Also, when this signals is sampled on the rising edge of PWROK then it will also disable Intel ME and its features. High (1) - Security measure defined in the Flash Descriptor will be enabled. Platform design should provide appropriate pull-up or pull-down depending on the desired settings. If a jumper option is used to tie this signal to GND as required by the functional strap, the signal should be pulled low through a weak pull-down in order to avoid asserting HDA_DOCK_EN# inadvertently. Note: CRB recommends 1-kohm pull-down for FD Override. There is an internal pull-up of 20 kohm for DA_DOCK_EN# which is only enabled at boot/reset for strapping functions.
HDA_SDO	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
HDA_SYNC	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
GPIO15	Low(0) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality. High(1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with confidentiality. Note : This is an un-muxed signal. This signal has a weak internal pull-down of 20 kohm which is enabled when PWROK is low. Sampled at rising edge of RSMRST#. CRB has a 1-kohm pull-up on this signal to +3.3VA rail.
GPIO8	GPIO8 on PCH is the Integrated Clock Enable strap and is required to be pulled-down using a 1k +/- 5% resistor. When this signal is sampled high at the rising edge of RSMRST#, Integrated Clocking is enabled, When sampled low, Buffer Through Mode is enabled.
GPIO27	Default = Do not connect (floating) High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

PCIe Routing

LANE1	N/A
LANE2	17"Card Reader
LANE3	15"Card Reader
LANE4	Mini Card1(WLAN)
LANE5	N/A
LANE6	Intel GBE LAN / LAN
LANE7	N/A
LANE8	N/A

USB2.0 Table

Pair	Device
0	USB 3.0 I/O CONN. 1
1	N/A
2	USB 3.0 I/O CONN. 2
3	USB 3.0 I/O CONN. 3
4	FREE
5	BT WLAN combo
6	FREE
7	FREE
8	Fingerprint
9	USB 2.0 I/O CONN.
10	Camera
11	FREE
12	FREE
13	FREE

USB3.0 Table

USB	
Pair	Device
1	I/O CONN. 1
2	FREE
3	I/O CONN. 2
4	I/O CONN. 3

Processor Strapping Chief River Schematic Checklist Rev0.72

Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[2]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[4]		Disabled - No Physical Display Port attached to 1: Embedded DisplayPort. Enabled - An external Display Port device is connect to the EMBEDDED display Port 0:	0
CFG[6:5]	PCI-Express Port Bifurcation Straps	11 : x16 - Device 1 functions 1 and 2 disabled 10 : x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01 : Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00 : x8, x4, x4 - Device 1 functions 1 and 2 enabled	11
CFG[7]	PEG DEFER TRAINING	1: PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training	1

POWER PLANE	VOLTAGE	Voltage Rails	
		ACTIVE IN	DESCRIPTION
5V_S0 3D3V_S0 1D8V_S0 1D5V_S0 1D05V_S0 VCCSA_OD85V OD75V_S0 VCC_CORE VCC_SFPCORE 3D3V_VGA_S0 1D5V_VGA_S0 1D05V_VGA_S0	5V 3.3V 1.8V 1.5V 1.05V 0.9 - 0.675V 0.75V 0.35V to 1.5V 0.4 to 1.25V 3.3V 1D5V 1D05V	S0	CPU Core Rail Graphics Core Rail
5V_USBX_S3 1D5V_S3 DDR_VREF_S3	5V 1.5V 0.75V	S3	
BT+ DCBATOUT 5V_S5 5V_AUX_S5 3D3V_S5 3D3V_AUX_S5	6V-14.1V 6V-14.1V 5V 5V 3.3V 3.3V	All S states	AC Brick Mode only
1D05V_LAN	1.05V	S0/M0, SX/M3	ON whenever iAMT is active
3D3V_M 1D05V_M	3.3V 1.05V	S0/M0, SX/M3, WOL_EN	ON for iAMTLegacy WOL
3D3V_AUX_KBC	3.3V	DSW, Sx	ON for supporting Deep Sleep states
3D3V_AUX_S5	3.3V	G3, Sx	Powered by Li Coin Cell in G3 and 3D3V_S5 in Sx

SATA Table

SATA	
Pair	Device
0	HDD1
1	mSATA
2	HDD2
3	N/A
4	ODD
5	N/A

SMBus ADDRESSES

I 2 C / SMBus Addresses		Ref Des	Chief River CRV	
Device			Address	Hex Bus
EC SMBus 1 Battery CHARGER			BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA	
EC SMBus 2 PCH eDP			SML1_CLK/SML1_DATA SML1_CLK/SML1_DATA SML1_CLK/SML1_DATA	
PCH SMBus SO-DIMM (SPD) SO-DIMM (SPD) Digital Pot G-Sensor MINI			PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK	

<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Table of Content			
Size	Document Number		Rev
A3	Colossus		1
Date: Monday, December 26, 2011		Sheet 3 of	103

CPU(1/7)

IVY BRIDGE PROCESSOR (DMI,DP,PEG,FDI)

Note:
Intel DMI supports both Lane Reversal and polarity inversion but only at PCH side. This is enabled via a soft strap.

Note:
Intel FDI supports both Lane Reversal and polarity inversion but only at PCH side. This is enabled via a soft strap.

Note:
Lane reversal does not apply to FDI sideband signals.

DP Compensation, within 500mil

NOTE: EDP_HPD
Select a Fast FET similar to 2N7002E whose rise/fall time is less than 6 ns.
If HPD on eDP interface is disabled, connect it to CPU VCCIO via a 10-kΩ pull-Up resistor on the motherboard.
This signal can be left as no connect if entire eDP interface is disabled.

Signal Routing Guideline:
EDP_ICOMPO keep W/S=12/15 mils and routing length less than 500 mils.
EDP_COMPIO keep W/S=4/15 mils and routing length less than 500 mils.

NOTE:
Processor strap CFG[4] should be pulled low to enable Embedded DisplayPort.

2ND = 62.10055.321
3RD = 62.10055.551


Hand control CPU1 P/N

1st 633996-302
2nd 633996-501
3rd 633996-301

PEG Compensation

NOTE:
If PEG is not implemented, the RX&TX pairs can be left as No Connect

Signal Routing Guideline:
PEG_ICOMPO keep W/S=12/15 mils and routing length less than 500 mils.
PEG_ICOMPI & PEG_RCOMPO keep W/S=4/15 mils and routing length less than 500 mils.






633996-302

<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

CPU(1/7): DMI/PEG/FDI			
Size	Document Number	Rev	1
A3	Colossus		
Date:	Wednesday, January 04, 2012	Sheet	4 of 103

IVY BRIDGE PROCESSOR (CLK,MISC,JTAG)





«Core Design»

CPU(4/7)

IVY BRIDGE PROCESSOR (POWER)


PROCESSOR CORE POWER



Place Bottom

Place Top

POWER




CORE SUPPLY

SVID

SENSE LINES

PROCESSOR UNCORE POWER



8.5A
1D05V_S0

<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
CPU(4/7): PWR			
Size	Document Number	Rev	
Custom	Colossus	1	
Date:	Wednesday, January 04, 2012	Sheet	7 of 103

CPU(5/7) IVY BRIDGE PROCESSOR (GRAPHICS POWER)


M3 - Processor Generated SO-DIMM VREF_DQ

33A

VCC_GFXCORE 470U*2 22U*6


POWER

Under Socket and Closed to CPU




VCC_GFXCORE 22U*6

Closed to CPU Socket



1.5A



SENSE LINES

VREF

DDR3 - 1.5V RAILS


SA RAIL

MISC

1.8V RAIL

H_VCCP_SEL	Voltage
1	1.05V
0	1.0V

S3 Power Reduction Circuit Processor VREF_DQ Implementation



14 M_VREF_DQ_DIMM0

15 M_VREF_DQ_DIMM1

12~16A

6A

0D85V_S0

0D85V_S0

H_FC_C22

VCCSA_SEL

H_VCCP_SEL

H_SNB_IVB# PWRCTRL

R817

R818

R803

R801

R802

R804

R805

R806

R807

R808

R809

R810

R811

R812

R813

R814

R815

R816

R817

R818

R819

R820

R821

R822

R823

R824

R825

R826

R827

R828

R829

R830

R831

R832

R833

R834

R835

R836

R837

R838

R839

R840

R841

R842

R843

R844

R845

R846

R847

R848

R849

R850

R851

R852

R853

R854

R855

R856

R857

R858

R859

R860

R861

R862

R863

R864

R865

R866

R867

R868

R869

R870

R871

R872

R873

R874

R875

R876

R877

R878

R879

R880

R881

R882

R883

R884

R885

R886

R887

R888

R889

R890

R891

R892

R893

R894

R895

R896

R897

R898

R899

R900

R901

R902

R903

R904

R905

R906

R907

R908

R909

R910

R911

R912

R913

R914

R915

R916

R917

R918

R919

R920

R921

R922

R923

R924

R925

R926

R927

R928

R929

R930

R931

R932

R933

R934

R935

R936

R937

R938

R939

R940

R941

R942

R943

R944

R945

R946

R947

R948

R949

R950

R951

R952

R953

R954

R955

R956

R957

R958

R959

R960

R961

R962

R963

R964

R965

R966

R967

R968

R969

R970

R971

R972

R973

R974

R975

R976

R977

R978

R979

R980

R981

R982

R983

R984

R985

R986

R987

R988

R989

R990

R991

R992

R993

R994

R995

R996

R997

R998

R999

R1000

R1001

R1002

R1003

R1004

R1005

R1006

R1007

R1008

R1009

R1010

R1011

R1012

R1013

R1014

R1015

R1016

R1017

R1018

R1019

R1020

R1021

R1022

R1023

R1024

R1025

R1026

R1027

R1028

R1029

R1030

R1031

R1032

R1033

R1034

R1035

R1036

R1037

R1038

R1039

R1040

R1041

R1042

R1043

R1044

R1045

R1046

R1047

R1048

R1049

R1050

R1051

R1052

R1053



R1054

R1055

R1056</

CPU(6/7)

IVY BRIDGE PROCESSOR (GND)




<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			CPU (6/7):GND	
Size	Document Number	Rev		
A3	Colossus	1		
Date:	Monday, December 26, 2011	Sheet	9	of 103

www.vinafix.vn



PEG DEFER TRAINING	
CFG7	1: (Default) PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training



PCIE Port Bifurcation Straps	
CFG[6:5]	<p>11: (Default) x16 - Device 1 functions 1 and 2 disabled</p> <p>10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled</p> <p>01: Reserved - (Device 1 function 1 disabled ; function 2 enabled)</p> <p>00: x8,x4,x4 - Device 1 functions 1 and 2 enabled</p>

(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU XDP

Size

A3

Document Number

Colossus

Rev

1

Date: Monday, December 26, 2011

Sheet 11 of 103

(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A3

Document Number

Colossus

Rev

1

Date: Monday, December 26, 2011

Sheet 12 of 103




<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
AOAC			
Size	Document Number		Rev
A3	Colossus		1
Date:	Monday, December 26, 2011	Sheet 13 of	103

DIMM1 REVERSED

M_A_DQS#7[7:0] 6
 M_A_DQS#7[7:0] 6
 M_A_A[15:0] 6



<Core Design>

緯創資通

Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsuehshih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title			Document Number	Rev
DDR3 SO-DIMM1			Colossus	1
Size	Custom			
Date:	Wednesday, January 04, 2012	Sheet	14	of 103

DIMM2 REVERSED

6 M_B_A[15:0] <<<>>>
6 M_B_DQS#[7:0] <<<>>>
6 M_B_DQS#[7:0] <<<>>>

6 M_B_BS2 <<<>>>
6 M_B_BS0
6 M_B_BS1
6 M_B_DQ[63:0] <<<>>>

M_B_A0 96
M_B_A1 97
M_B_A2 98
M_B_A3 99
M_B_A4 100
M_B_A5 101
M_B_A6 102
M_B_A7 103
M_B_A8 104
M_B_A9 105
M_B_A10 106
M_B_A11 107
M_B_A12 108
M_B_A13 109
M_B_A14 110
M_B_A15 111
M_B_BS2 79
M_B_BS0 109
M_B_BS1 108
M_B_DQ[63:0] 107

M_B_DQ0 5
M_B_DQ1 7
M_B_DQ2 15
M_B_DQ3 17
M_B_DQ4 4
M_B_DQ5 6
M_B_DQ6 16
M_B_DQ7 18
M_B_DQ8 21
M_B_DQ9 23
M_B_DQ10 33
M_B_DQ11 35
M_B_DQ12 22
M_B_DQ13 24
M_B_DQ14 34
M_B_DQ15 36
M_B_DQ16 39
M_B_DQ17 41
M_B_DQ18 51
M_B_DQ19 53
M_B_DQ20 40
M_B_DQ21 42
M_B_DQ22 50
M_B_DQ23 52
M_B_DQ24 57
M_B_DQ25 59
M_B_DQ26 67
M_B_DQ27 69
M_B_DQ28 56
M_B_DQ29 58
M_B_DQ30 68
M_B_DQ31 70
M_B_DQ32 129
M_B_DQ33 131
M_B_DQ34 141
M_B_DQ35 143
M_B_DQ36 130
M_B_DQ37 132
M_B_DQ38 140
M_B_DQ39 142
M_B_DQ40 147
M_B_DQ41 149
M_B_DQ42 157
M_B_DQ43 159
M_B_DQ44 146
M_B_DQ45 148
M_B_DQ46 158
M_B_DQ47 160
M_B_DQ48 163
M_B_DQ49 165
M_B_DQ50 175
M_B_DQ51 177
M_B_DQ52 166
M_B_DQ53 168
M_B_DQ54 174
M_B_DQ55 176
M_B_DQ56 181
M_B_DQ57 183
M_B_DQ58 191
M_B_DQ59 193
M_B_DQ60 180
M_B_DQ61 182
M_B_DQ62 192
M_B_DQ63 194





M_B_DQS#0 10
M_B_DQS#1 27
M_B_DQS#2 45
M_B_DQS#3 62
M_B_DQS#4 135
M_B_DQS#5 152
M_B_DQS#6 169
M_B_DQS#7 186

M_B_DQS#0 12
M_B_DQS#1 29
M_B_DQS#2 47
M_B_DQS#3 64
M_B_DQS#4 137
M_B_DQS#5 154
M_B_DQS#6 171
M_B_DQS#7 188


6 M_B_DIM0_ODT0 <<<>>>
6 M_B_DIM0_ODT1 <<<>>>
M_VREF_CA_DIMM1 126
8 M_VREF_DQ_DIMM1 <<<>>>
5,14 DDR3_DRAMRST# <<<>>>

010412 Update connector HP P/N,
hanle control but not change library


62.10017.U21
2nd = 62.10017.T91
3rd = 62.10024.I61
H=5.2mm



Place these caps
close to VTT1 and
VTT2.



SODIMM B DECOUPLING



Layout Note:
Place these Caps near
SO-DIMM.

<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd, Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title DDR3 SO-DIMM2	
Size Custom	Document Number Colossus
Date: Wednesday, January 04, 2012	Sheet 15 of 103

(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A3

Document Number

Colossus


Rev

1


Date: Monday, December 26, 2011

Sheet 16 of 103


INTVRMEN- Integrated
SUS 1.05V VRM Enable
High - Enable internal VRs



www.vinafix.vn







PCH(3/9)



Intel ME-EC Interaction Signal List with and without M3 support

Signal Name	Platform With M3 Support (e.g., Intel AMT)	Platform Without M3 Support
SUSPWRDNACK(GPIO30)	Required	Required
ACPRESENT(GPIO31)	Required	Required
SLP_A#	Required	(Tie to SLP_S3#) Note: If SLP_S3# is not routed from PCH to EC, then SLP_A# becomes required from Intel ME-EC prespecrvice.


DSWODVREN - On Die DSW VR Enable	
HIGH (R1917 STUFFED, R1901 UNSTUFFED)	Enabled (DEFAULT)
LOW (R1917 UNSTUFFED, R1901 STUFFED)	Disabled



<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	PCH(3/9): DMI/FDI/PM
Size A3	Document Number
Date: Wednesday, January 04, 2012	Sheet 19 of 103

PCH(4/9)



CLOSED IN PCH1

PCH(5/9)

USB2.0 Table


USB	
Pair	Device
0	USB 3.0 I/O CONN.
1	N/A
2	USB 3.0 I/O CONN.
3	USB 3.0 I/O CONN.
4	FREE
5	BT WLAN combo
6	FREE
7	FREE
8	Fingerprint
9	USB 2.0 CONN(Debug)
10	Camera
11	FREE
12	FREE
13	FREE

USB3.0 Table



USB	
Pair	Device
1	I/O CONN. 1 LEFT_DOWN
2	FREE
3	I/O CONN. 2 LEFT_UP
4	I/O CONN. 3 RIGHT_UP

BOOT BIOS Strap


BOOT BIOS Strap		
GNT1#/ <u>GPIO51</u>	SATA1GP/GPIO19	BOOT BIOS Location
0	0	LPC
0	1	Reserved
1	0	Reserved
1	1	SPI(Default)




PCH(6/9)



PCH(7/9)



PCH(8/9)



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

PCH(8/9): PWR2

Size

Document Number

Colossus

Rev

1

Date: Tuesday, December 27, 2011

Sheet 24 of 103

PCH(9/9)

PCH11		9 OF 10	
AY4	VSS159	VSS259	H46
AY42	VSS160	VSS260	K18
AY46	VSS161	VSS261	K26
AY8	VSS162	VSS262	K39
B11	VSS163	VSS263	K46
B15	VSS164	VSS264	K7
B19	VSS165	VSS265	L18
B23	VSS166	VSS266	L2
B27	VSS167	VSS267	L20
B31	VSS168	VSS268	L26
B35	VSS169	VSS269	L28
B39	VSS170	VSS270	L36
B7	VSS171	VSS271	L48
F45	VSS172	VSS272	M12
BB12	VSS173	VSS273	P16
BB16	VSS174	VSS274	M18
BB20	VSS175	VSS275	M22
BB22	VSS176	VSS276	M24
BB24	VSS177	VSS277	M30
BB28	VSS178	VSS278	M32
BB30	VSS179	VSS279	M34
BB38	VSS180	VSS280	M38
BB4	VSS181	VSS281	M4
BB46	VSS182	VSS282	M42
BC14	VSS183	VSS283	M46
BC18	VSS184	VSS284	M8
BC2	VSS185	VSS285	N18
BC22	VSS186	VSS286	P30
BC26	VSS187	VSS287	N47
BC32	VSS188	VSS288	P18
BC34	VSS189	VSS289	T33
BC36	VSS190	VSS290	P40
BC40	VSS191	VSS291	P43
BC42	VSS192	VSS292	P47
BC48	VSS193	VSS293	P7
BD46	VSS194	VSS294	R2
BD5	VSS195	VSS295	R48
BE22	VSS196	VSS296	T12
BE26	VSS197	VSS297	T31
BE40	VSS198	VSS298	T37
BE10	VSS199	VSS299	T4
BE12	VSS200	VSS300	W34
BE16	VSS201	VSS301	T46
BE20	VSS202	VSS302	T47
BE22	VSS203	VSS303	T8
BE24	VSS204	VSS304	V11
BE26	VSS205	VSS305	V17
BE28	VSS206	VSS306	V26
BD3	VSS207	VSS307	V27
BF30	VSS208	VSS308	V29
BF38	VSS209	VSS309	V31
BF40	VSS210	VSS310	V36
BF8	VSS211	VSS311	V38
BG17	VSS212	VSS312	V43
BG21	VSS213	VSS313	V7
BG33	VSS214	VSS314	W17
BG44	VSS215	VSS315	W19
BG8	VSS216	VSS316	W2
BH11	VSS217	VSS317	W27
BH15	VSS218	VSS318	W48
BH17	VSS219	VSS319	X12
BH19	VSS220	VSS320	Y38
H10	VSS221	VSS321	Y4
BH27	VSS222	VSS322	Y42
BH31	VSS223	VSS323	Y46
BH33	VSS224	VSS324	Y8
BH35	VSS225	VSS325	BG29
BH39	VSS226	VSS328	N24
BH43	VSS227	VSS329	AJ3
BH7	VSS228	VSS330	AD47
D3	VSS229	VSS331	B43
D12	VSS230	VSS333	BE10
D16	VSS231	VSS334	BG41
D18	VSS232	VSS335	G14
D22	VSS233	VSS337	H16
D24	VSS234	VSS338	T36
D26	VSS235	VSS340	BG22
D30	VSS236	VSS342	BG24
D32	VSS237	VSS343	C22
D34	VSS238	VSS344	AP13
D38	VSS239	VSS345	A14
D42	VSS240	VSS346	AP3
D8	VSS241	VSS347	AP1
E18	VSS242	VSS348	BE16
E26	VSS243	VSS349	BC16
G18	VSS244	VSS350	BG28
G20	VSS245	VSS351	BJ28
G26	VSS246	VSS352	
G28	VSS247		
G36	VSS248		
G48	VSS249		
H12	VSS250		
H18	VSS251		
H22	VSS252		
H24	VSS253		
H26	VSS254		
H30	VSS255		
H32	VSS256		
H34	VSS257		
F3	VSS258		

PCH1H		8 OF 10	
H5	VSS0		
AA17	VSS1	VSS80	AK38
AA2	VSS2	VSS81	AK4
AA3	VSS3	VSS82	AK42
AA33	VSS4	VSS83	AK46
AA34	VSS5	VSS84	AK8
AB11	VSS6	VSS85	AL16
AB14	VSS7	VSS86	AL17
AB39	VSS8	VSS87	AL19
AB4	VSS9	VSS88	AL2
AB5	VSS10	VSS89	AL21
AB7	VSS11	VSS90	AL23
AC19	VSS12	VSS91	AL26
AC2	VSS13	VSS92	AL27
AC21	VSS14	VSS93	AL31
AC24	VSS15	VSS94	AL33
AC33	VSS16	VSS95	AL34
AC34	VSS17	VSS96	AM11
AC48	VSS18	VSS97	AM14
AD10	VSS19	VSS98	AM14
AD11	VSS20	VSS99	AM36
AD12	VSS21	VSS100	AM39
AD13	VSS22	VSS101	AM43
AD19	VSS23	VSS102	AM45
AD24	VSS24	VSS103	AM46
AD26	VSS25	VSS104	AM7
AD27	VSS26	VSS105	AN2
AD33	VSS27	VSS106	AN29
AD34	VSS28	VSS107	AN3
AD36	VSS29	VSS108	AN31
AD37	VSS30	VSS109	AP12
AD38	VSS31	VSS110	AP19
AD39	VSS32	VSS111	AP28
AD4	VSS33	VSS112	AP30
AD40	VSS34	VSS113	AP32
AD42	VSS35	VSS114	AP38
AD43	VSS36	VSS115	AP4
AD45	VSS37	VSS116	AP42
AD46	VSS38	VSS117	AP46
AD8	VSS39	VSS118	AP8
AE2	VSS40	VSS119	AR2
AE3	VSS41	VSS120	AR48
AE10	VSS42	VSS121	AT11
AE12	VSS43	VSS122	AT13
AE14	VSS44	VSS123	AT18
AE16	VSS45	VSS124	AT22
AE18	VSS46	VSS125	AT26
AE19	VSS47	VSS126	AT28
AE24	VSS48	VSS127	AT30
AE26	VSS49	VSS128	AT32
AE27	VSS50	VSS129	AT34
AE29	VSS51	VSS130	AT39
AF31	VSS52	VSS131	AT42
AF38	VSS53	VSS132	AT46
AF4	VSS54	VSS133	AT7
AF42	VSS55	VSS134	AU20
AF46	VSS56	VSS135	AV16
AF5	VSS57	VSS136	AV18
AF7	VSS58	VSS137	AV20
AF8	VSS59	VSS138	AV24
AG19	VSS60	VSS139	AV30
AG2	VSS61	VSS140	AV38
AG31	VSS62	VSS141	AV43
AG48	VSS63	VSS142	AV8
AH11	VSS64	VSS143	AW14
AH3	VSS65	VSS144	AW18
AH36	VSS66	VSS145	AW2
AH39	VSS67	VSS146	AW22
AH40	VSS68	VSS147	AW26
AH42	VSS69	VSS148	AW28
AH46	VSS70	VSS149	AW32
AH7	VSS71	VSS150	AW34
AJ19	VSS72	VSS151	AW36
AJ21	VSS73	VSS152	AW40
AJ24	VSS74	VSS153	AW48
AJ33	VSS75	VSS154	AV11
AJ34	VSS76	VSS155	AY12
AK12	VSS77	VSS156	AY22
AK3	VSS78	VSS157	AY28
	VSS79	VSS158	

PANTHER-GP-NF



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		PCH(9/9): GND	
Size	Document Number	Rev	
A3	Colossus	1	
Date:	Monday, December 26, 2011	Sheet	25 of 103

(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

PCH XDP

Size

A3

Document Number

Colossus

Rev


1

Date: Monday, December 26, 2011

Sheet 26 of 103

$$R_{SET}(k\Omega) = 0.0012T^2 - 0.9308T + 96.147$$

where T is the trip temperature in Centigrade. R_{SET} is the set-point resistance.




MT Global Mixed-mode Technology Inc.

G709/G710

Pin Description


PIN	NAME	FUNCTION
G709	G710	
1	1	SET Temperature Set Point, Connect an external 1% resistor from SET to GND to set trip point.
2	2	GND Ground
3	3	OT Open-Drain Active Low Output.
4	4	HYST Hysteresis Selection. Hysteresis is 10°C for HYST = V _{CC} , 2°C for HYST = GND.
5	5	N.C. Not Connected.
5	6	VCC Power-Supply Input.

PARAMETER	SYMBOL	CONDITION	MIN	TYP	MAX	UNIT
HYST Input Threshold	V _{IH}		0.7 x V _{CC}	---	---	V
	V _{IL}		---	---	0.3 x V _{CC}	V



www.vinafix.vn

AUDIO CODEC(92HD91)




Port Arrangement

Port A---> Mic In
Port B---> HeadPhone
Port C---> x
Port D---> Main SPKR
Port E---> x
Port F---> 2ND SPKR


SENSE Detect Headphone Trace = 15mil

Close to Pin13




Digital GND & AUD_AGND


Tie Analog GND and Digital GND under codec by a single point



PC BEEP






MIC IN ME update MIC1 Jack



HeadPhone

ME update HP1 Jack




«Core Design

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title		
Audio Codec 92HD91/HeadphoneAMP		
Size	Document Number	Rev
A2	Colossus	1
Date:	Wednesday, January 04, 2012	Sheet 29 of 103

USE EFuse No ASF




Avoid Leakage

LAN CHIP-RTL8111F





Regout power plane(1D05V)




LanChip Power

+3.3V_LAN_S5 Rising time (10%~90%)
Spec >1ms and <100ms




Regout Switch




ENSWREG (REGOUT 1D05V)
PH = Enable
PL = Disable

25MHz Crystal




KBC Reserved Pin
Isolate# => Low, Isolate LanChip
GPO => EFuse LanChip

Isolate Strap Pin




RTS5229

-1 12/15 0201 0 Ohm change to short pad



(RTS5229)U3201 closed near

Vendor info update design issue



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			Card Reader-RTS5229	
Size	Document Number	Colossus		Rev
A3				1
Date:	Wednesday, January 04, 2012	Sheet	32	of 103

(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title1394

SizeA3

Document NumberColossus

Rev1

Date: Monday, December 26, 2011Sheet 33 of 103

(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A3

Document Number

Colossus

Rev

1

Date: Monday, December 26, 2011

Sheet 34 of 103

(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A3

Document Number

Colossus



Rev

1

Date: Monday, December 26, 2011



Sheet 35 of 103

Power Sequence



ANNIE Run Power

Run power follow TOP-1



(Blanking)

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

ADAPTER


Size
A3

Document Number
Colossus




Rev
1

Date: Monday, December 26, 2011Sheet 37 of 103


Adaptor in to generate DCBATOUT



Pin	Description	Wire color
Pin1	White LED	White
Pin2	Amber LED	Yellow
Pin3	ID	Brown
Pin4	GND	Black
Pin5	GND	Black
Pin6	GND	Black
Pin7	-	
Pin8	+VA	Red
Pin9	+VA	Red
Pin10	+VA	Red




AC Present = White
Standby = White pulsing
Charging = Amber
*LED's are off if no AC jack plugged in






<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

BATT Connector




Close to Batt Connector



3. Interface


Connector ; 8pin
(Alltop C19029-10803-B, Foxconn BR0208C-B61H5-4H, Octek BTK-08ABEB)

Pin No.	Symbol	Description
1	BATT+	Batt+, Battery Positive Terminal
2	BATT+	Batt+, Battery Positive Terminal
3	SMD	SMBus data interface I/O pin
4	SMC	SMBus clock interface I/O pin
5	ID	Open
6	B/I	Connect to thermistor (103AT2 equivalent)
7	GND	Batt-, Battery Negative Terminal
8	GND	Batt-, Battery Negative Terminal




緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
BATT CONN		
Size	Document Number	Rev
A3	Colossus	1
Date:	Wednesday, January 04, 2012	Sheet 39 of 103



AD+ total power	R1	R2
65W	178K	23.7K
90W	121K	23.7K
120W	84.5K	23.7K




5

www.vinafix.vn



www.vinafix.vn



<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


RT8068A 1D8V

Rev
1

Sheet 47 of 103

TPS51461 for VCCSA







VID0	VID1	VCCSA
L	L	0.9V
L	H	0.8V
H	L	0.725V
H	H	0.675V



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
TPS51461 VCCSA		
Size	Document Number	Rev
A3	Colossus	1
Date:	Wednesday, January 04, 2012	Sheet 48 of 103




CAP CLOSED IN LVDS1

<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
LCD Connector		
Size	Document Number	Rev
A3	Colossus	1
Date:	Wednesday, January 04, 2012	Sheet 49 of 103


CRT Connector




ADD TEST PAD




CRT DDCDATA & DDCCLK level shift



CRT RGB



CRT Hsync & Vsync level shift



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CRT CONNSize
A

Document Number	
-----------------	--

Colossus


Rev
1

Date: Wednesday, January 04, 2012


Sheet 50 of 103

www.vinafix.vn


HDMI Level Shifter & CONNECTOR



Close to GPU




Close to HDMI Connector



Routing Guidelines:

CTRLDATA must be routed longer than CTRLCLK within 1000 mils (25.4 mm).
The total delay on CTRLDATA should be longer than CTRLCLK.

HDMI CONN



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
HDMI Level Shifter/Conn			
Size	Document Number	Rev	
A3	Colossus	1	
Date: Wednesday, January 04, 2012		Sheet	51 of 103

(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Display Port

Size

A3

Document Number

Colossus

Rev

1

Date: Monday, December 26, 2011

Sheet 52 of 103

(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A3

Document Number

Colossus

Rev

1

Date: Monday, December 26, 2011

Sheet 53 of 103

(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A3

Document Number

Colossus

Rev

1

Date: Monday, December 26, 2011

Sheet 54 of 103

(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A3

Document Number

Colossus

Rev




1

Date: Monday, December 26, 2011



Sheet 55 of 103

SATA HDD1 Connector


CHECK HDD conn model pin define_ME wire



ODD Connector





SATA Zero Power ODD



When the drive is powered on, the FET to the MD/DA pin drive is OFF.
When the drive is powered off, the FET to the MD/DA pin is ON

SUPPORT ZERO SATA ODD



(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

ESATA

Size

Document Number

Rev

A3


Colossus

1

Date: Monday, December 26, 2011

Sheet 57 of 103

Main Speaker Connector




Colse to Codec


GAIN 18dB

G1	G0	V/V	Gain
0	0	2	6
0	1	4	12
1	0	8	18
1	1	16	24

2ND Speaker Connector



2nd Speaker AMP



GND
near by CODEC

-1:12/09 R58010.R58011 Change into R5810 R5811

www.vinafix.vn

<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
SPEAKER CONN		
Size	Document Number	Rev
A3	Colossus	1
Date:	Wednesday, January 04, 2012	Sheet 58 of 103

White LED for connectivity and Amber LED for activity located on RJ-45 connector

close to XF1

close to XF1





68.IH160.30A

2ND = 68.89246.301

AMBER = LAN ACK

RJ451



20 mils



- (1) route on bottom as differential pairs.
- (2) Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- (3) No vias, No 90 degree bends.
- (4) pairs must be equal lengths.
- (5) 6mil trace width, 12mil separation.
- (6) 36mil between pairs and any other trace.
- (7) Must not cross ground moat, except RJ-45 moat.

<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **RJ45+ Transformer**

Size: A3 Document Number: **Colossus** Rev: 1


Date: Wednesday, January 04, 2012 Sheet: 59 of 103

SSID = Flash.ROM

SPI FLASH ROM (8M byte) for PCH & KBC

Notes:

The total SPI interface signal between EC and PCH can't not exceed 6500mil. The mismatch between SPI signal must be within 500mil



- 1 1223 Reversed TP6001~TP6008 / R6007~R6010 is DY
1, 測試點請使用14mil, 測試之間距離75mil以上。
2, 測試點必須在Top層。

<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		Flash	
Size	Document Number	Rev	
A3	Colossus	1	
Date:	Wednesday, January 04, 2012	Sheet	60 of 103

RESERVED USB 2.0/3.0 BD

SSID = USB

Power switcher Low active



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

USB Power SW USB IO

Size
A3

Document Number


Colossus

Rev
1

Date: Wednesday, January 04, 2012

Sheet 61 of 103



Power switcher Low active






USB 3.0 Connector Pin definition

1	POWER
2	USB 2.0 D-
3	USB 2.0 D+
4	GND
5	StdA_SSRX- SuperSpeed RX
6	StdA_SSRX+ SuperSpeed RX
7	GND
8	StdA_SSTX- SuperSpeed TX
9	StdA_SSTX+ SuperSpeed TX


USB3_1




USB3_2



Ultra Low Capacitance TVS Arrays (Pin5.6.7.8 No Internal Connection)



Ultra Low Capacitance TVS Arrays (Pin5.6.7.8 No Internal Connection)




<Core Design>




緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			USB3.0
Size	Document Number	Rev	1
A3	Colossus		
Date:	Thursday, January 05, 2012	Sheet	62 of 103

(Blanking)

<Variant Name>			
		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Resered(Bluetooth)			
Size A3	Document Number Colossus		Rev 1
Date: Monday, December 26, 2011	Sheet 63	of	103

Finger Printer



-1 12/23 FP1 change source

<Core Design>

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
Finger Print Conn			
Size	Document Number		Rev
A4	Colossus		1
Date: Wednesday, January 04, 2012			
Sheet 64 of 103			

SSID = Wireless



Mini-Card--WLAN

Half minicard

Mini-Card--WLAN

Half minicard

CLOSED IN WLAN1



51

BT_DISABLE_L

(low active to disable Bluetooth)

Pin	Active	Function
5	High(3V)	GPIO/BT_WAKE
20	High(3V)	WIFI_Enable
47	Reserved	BT_PRISEL(coexistence)
51	Reserved	BTCX_STAT(coexistence)

2ND = 20.F1697.052

3RD = Main:62.10043.F91

677869-FM8

1st	677869-FM8
2nd	677869-AM8
3rd	677869-BM8
4th	677869-LM8

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

MINICARD(WLAN+Bluetooth)/CONN

Size	Document Number	Rev
A4	Colossus	1
Date	Wednesday, January 04, 2012	Sheet 65 of 103

www.vinafix.vn

(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number
Colossus

Rev
1

Date: Monday, December 26, 2011

Sheet 66 of 103

(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A3

Document Number

Colossus

Rev

1


Date: Monday, December 26, 2011

Sheet 67 of 103


SSID = User.Interface

On Keyboard LEDs


Cap locks LED (White)




Mute LED (Amber)



Wireless LED (White-On, Amber-Off)



Touchpad LED (Amber)



<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

LED Bard/Power Button

Size

A4

Document Number

Colossus

Rev

1

Date: Wednesday, January 04, 2012


Sheet 68

of

103


SSID = KBC

Internal KeyBoard Connector




20.K0661.032
2nd = 20.K0660.032
3rd = 20.K0676.032

KB_BL_DETECT
HIGH = BL SKU
LOW = NON-BL SKU




Internal KeyBoard Backlight Connector




-1 1223 KBL1 Change Source

A Cover Logo Backlight



Touch Pad



-1 12/23 TPAD1 change source

(Hall sensor at Power BD)

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Hall Sensor

Size
A3


Document Number
Colossus

Rev
1

Date: Monday, December 26, 2011

Sheet 70 of 103

DEBUG BD for Factory Test



ZZ.00PAD.Y41

-1 0102

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Dubug connector

Size
A4

Document Number

Colossus

Rev
1

Date: Wednesday, January 04, 2012

Sheet 71 of 103

(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A3

Document Number

Colossus

Rev

1

Date: Monday, December 26, 2011

Sheet 72 of 103

(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A3

Document Number

Colossus


Rev

1

Date: Monday, December 26, 2011

Sheet 73 of 103

2 IN1 CARD-READER (SD/MMC)



<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CARD Reader CONN

Size
A4

Document Number

Colossus

Rev
1

Date: Wednesday, January 04, 2012

Sheet 74 of 103

(Blanking)

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Express Card

Size A3	Document Number Colossus	Rev 1
Date: Monday, December 26, 2011	Sheet 75 of	103

(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A3

Document Number

Colossus

Rev

1

Date: Monday, December 26, 2011

Sheet 76 of 103

(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

TPM

Size

Document Number

Rev

A3

Colossus

1

Date: Monday, December 26, 2011

Sheet 77 of 103

1

(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A3

Document Number

Colossus


Rev

1

Date: Monday, December 26, 2011

Sheet 78 of 103

ACCELEROMETER



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

ACCELEROMETER

Size
A4

Document Number

Colossus

Rev
1

Date: Wednesday, January 04, 2012

Sheet 79 of 103

www.vinafix.vn

(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A3

Document Number

Colossus

Rev

1

Date: Monday, December 26, 2011

Sheet 80 of 103

(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A3

Document Number

Colossus


Rev

1


Date: Monday, December 26, 2011

Sheet 81 of 103


Card Reader BD 15"=DY 17"=PHASE IN



POWER BUTTON BD







USB BD(USB3.0*1+USB2.0*1)



TOUCHPAD BD PAGE 69

LVDS Interface








GPU	N13P-GT ES	N13P-GL
STRAP 0	PULL UP 45.3K	PULL UP 45.3K
STRAP 1	PULL DOWN 34.8K	PULL DOWN 45.3K
STRAP 2	PULL UP 20K	PULL UP 10K
STRAP 3	PULL DOWN 4.99K	PULL DOWN 4.99K
STRAP 4	PULL DOWN 10K	PULL DOWN 10K
ROM_S0	PULL UP 10K	PULL DOWN 50.1K
ROM_SCLK	PULL UP 4.99K	PULL DOWN 15K

V-RAM	ROM-SI	Part Description	Part Numbers	Value	PCB Footprint
64M1*6 DDR3 Samsung	PULL DOWN 20K	R98K21 (DC_ROM SI)	64P0005-6D1	20KRF2P-L-GT	R4Q2H16
64M1*6 DDR3 Hynix	PULL DOWN 15K	R98K21	6415005-6D1	15KRF2P-L-GT	R4Q2H16
128M1*6 DDR3 Samsung	PULL DOWN 45.3K	R98K21	6434855-6D1	34K8R2P-L-GT	R4Q2H16
128M1*6 DDR3 Hynix	PULL DOWN 34.8K	R98K21	6435255-6D1	35K13R2P-L-GT	R4Q2H16
64M1*6 DDR5 Samsung	PULL DOWN 45.3K	R98K21	6430125-6D1	40K3R2P-L-GT	R4Q2H16
64M1*6 DDR5 Hynix	PULL DOWN 34.8K	R98K21	6424925-6D1	24K9R2P-L-GT	R4Q2H16
128M1*6 DDR5 Samsung	PULL DOWN 30.1K				
128M1*6 DDR5 Hynix	PULL DOWN 24.9K				



www.vinafix.vn




Frame Buffer Patition B-Lower Half



Frame Buffer Patition B-Upper Half






VGA chip sequence: 3V_VGA_S0>VGA_CORE>1D5V_VGA>1D05V_VGA

3V_VGA_S0

VGA_CORE


1.5V_VGA_S0





1D05V_VGA

3D3V_VGA_S0 should ramp-up before VGA_Core
VGA_Core should ramp-up before 1D5V_VGA_S0
1D5V_VGA_S0 should ramp up
so 1D05V_VGA_S0 EN have to fine tune RC delay
after VGA_Core


1D05V_VGA_S0
Design current = 3.8A




Discharge Circuit



Discharge Circuit



1D5V_VGA_S0
Design current = 9A



(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number
Colossus

Rev
1

Date: Monday, December 26, 2011

Sheet 94 of 103

(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A3

Document Number

Colossus

Rev

1

Date: Monday, December 26, 2011

Sheet 95 of 103

(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A3

Document Number


Colossus







Rev

1

Date: Monday, December 26, 2011

Sheet 96 of 103





www.vinafix.vn

(AC mode)

(DC mode)

This signal represents the Power Good for all the non-CORE and non-graphics power rails.



For power-down, reversing the ramp-up sequence is recommended.






Figure 18. Recommended Power Off Sequencing Order


www.vinafix.vn




PCH SMBus Block Diagram




KBC SMBus Block Diagram



Thermal Block Diagram




Audio Block Diagram





Note:¹: DAS/DSS signal is not use for this drive. (DAS Signal output is optional)
²: Presense pin is Connected to GND by device side. (220 Ω Pull Down)

<div style="display: flex; justify-content: space-between; align-items: center;"> <div style="text-align: center;">  <p>緯創資通</p> </div> <div> <p>Wistron Corporation</p> <p>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</p> </div> </div>			
Title			
mSATA			
Size A3	Document Number		Rev 1
Colossus			
Date:	Wednesday, January 04, 2012	Sheet	103 of 103